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Abstract—Photonic Networks-On-Chip have emerged as a
viable solution for interconnecting multicore computer architec-
tures in a power-efﬁcient manner. Current architectures focus
on large messages, however, which are not compatible with the
coherence trafﬁc found on chip multiprocessor networks. In
this paper, we introduce a reconﬁgurable optical interconnect in
which the topology is adapted automatically to the evolving trafﬁc
situation. This allows a large fraction of the (short) coherence
messages to use the optical links, making our technique a better
match for CMP networks when compared to existing solutions.
We also evaluate the performance and power efﬁciency of our
architecture using an assumed physical implementation based
on ultra-low power optical switching devices and under realistic
trafﬁc load conditions.
Index Terms—Multiprocessor interconnection, Network in-
terfaces, Optical communication, Optical interconnections, Re-
conﬁgurable architectures, Photonic switching systems, Parallel
architectures
I. INTRODUCTION
While the number of processor cores per chip, both in
Systems-on-Chip (SoCs) and Chip Multiprocessors (CMPs)
keeps rising, the on-chip connections between these cores
gains importance. The Network-on-Chip (NoC) paradigm is
emerging as a promising solution in this space [1]. The on-
chip bandwidth requirements of SoCs and CMPs are stretching
the capabilities of electrical connections. Photonic commu-
nication, both inter- and intra-chip, can bring the required
performance at an acceptable power usage [2], [3].
Current proposals for on-chip photonic interconnects [4],
[5], [3] show compelling power and performance ﬁgures,
making the case for the use of optics at these levels of the
chip architecture. However, using optical links as mere drop-in
replacements for the connections of electronic packet-switched
networks is not the end.
Conversion at each routing point from the optical to the
electrical domain and back is very power inefﬁcient, and
increases latency. Using novel components, such as silicon
microring resonators [6], which can now be integrated on-
chip, it is possible to build switching optical interconnection
networks such as proposed by Shacham [7] or Koohi [8].
Lacking a cheap and effective way of optically controlling
the routing (and doing possible buffering), these approaches
necessarily work in a circuit-switched way. And while the
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actual switching of the optical components can nowadays
be done in mere nanoseconds or less [9], the set-up of an
optical circuit still requires at least one network round-trip
time. This makes that these proposals only reach their full
potential at large packet sizes, or in settings where software-
controlled circuit switching can be used with relatively long
circuit lifetimes. Indeed, in [7] packets of several kilobytes are
needed to reach a point where the overhead of setting up and
tearing down the optical circuits (which is done with control
packets sent over an electrical network), can be amortized by
the faster optical transmission. For short packets, they propose
to send these directly through an electrical base network – it
would make no sense to set up an optical circuit, since this is
done by sending an electrical packet anyway.
In SoC architectures, and to a lesser extent in CMPs,
large DMA transfers can reach packet sizes of multiple KiB.
However, most packets are coherence control messages and
cache line transfers. These are usually latency bound and very
short. In practice, this would mean that most of the trafﬁc
would not be able to use the optical network, as they do
not reach the necessary size to compensate for the latency
overhead introduced, and that the promised power savings
could not be realized!1
We propose to use the combination of the electrical control
network and the optical circuit-switched links as a packet-
switched network with ‘slow reconﬁguration.’ This idea is
based on existing work such as the Interconnection Cached
Network [10] (or see [11] for a modern application). But
rather than relying on application control of the network
reconﬁguration, which requires explicit software intervention
and does not agree with the implicit communication paradigm
of the shared memory programming model, our approach
provides for an automatic reconﬁguration based on the current
network trafﬁc. This concept has been described in [12], and
was proven to provide signiﬁcant performance beneﬁts in (off-
chip) multiprocessor settings. In this paper, we will extend this
approach to on-chip networks, trying to model an architecture
close to the one already introduced in [7].
II. ON-CHIP PHOTONIC INTERCONNECT ARCHITECTURE
The photonic NoC proposed by Petracca et al. [13] intro-
duces a non-blocking mesh topology, connecting the different
1One might consider using a larger cache line size to counter this, but an
increase to multiple KiB would in most cases only result in excessive amounts
of false sharing, negating any obtained performance increase.
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Fig. 1. 16-node non-blocking torus [13]. Squares represent optical routers
based on microring resonators, the network nodes are represented by discs.
The electrical control (or base) network, which is a 2-D torus overlayed on
the optical network, is not shown here.
cores of the system, based on a hybrid approach: a high-
bandwidth circuit-switched photonic network is combined
with a low-bandwidth packet-switched electronic network.
This way, large data packets are routed through a time and
wavelength multiplexed network, for a combined bandwidth
of 960 Gbps, while delay-critical control packets and some
smaller data messages are routed through the low-latency
electrical layer. As the basic switching element, a 4×4 hitless
silicon router is presented in [14], based on eight silicon
microring resonators with a bandwidth per port of 38.5 GHz
on a single wavelength conﬁguration.
An example 16-node architecture is depicted in Fig. 1. Each
square represents a 4×4 router containing eight microring res-
onators. The smaller squares are the inject/eject 3×3 routers.
The network nodes themselves are represented by discs.
In this architecture, each node has a dedicated router to
inject and eject packets from the network. By means of
the electronic control layer, each node ﬁrst sends a control
packet to make the reservation of a photonic circuit from
source to destination. Once this is done, transmission is done
uninterrupted for all data packets. To end the transmission
phase, a control packet is sent back from destination to free
the allocated resources.
For our architecture, a dedicated reconﬁgurable photonic
layer will be used as a data transmission layer, where a set
of extra links will be established in a circuit-switched fashion
for certain intervals of time, depending on automated load
measurements over the base topology. The reconﬁguration will
follow slow-changing dynamics of the trafﬁc and the base
electronic network layer will still be there to route control
and data messages too.
Other architectures have been proposed, such as [15], where
the need for an electrical control layer has been removed,
and all packets are sent through an all-optical network using
different wavelengths. Still, the separation between control and
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Fig. 2. Reconﬁgurable network topology. The network consists of a base
network (a 2-D torus in our architecture), augmented with a limited number of
direct, reconﬁgurable links (which are made up of the reconﬁgurable optical
layer from Figure 1).
data layers, even when they are sent through the same physical
channels, is maintained. Our approach is valid to any network
architecture where this distinction is kept, as the reconﬁgurable
layer can be virtually established irrespective of the underlying
physical implementation.
III. RECONFIGURABLE OPTICAL LAYER
A. Using trafﬁc locality to trigger reconﬁguration
It is known that memory references exhibit locality in space
and time, in a fractal or self-similar way. This locality is
exploited by caches. Due to the self-similar nature of locality,
this effect is present at all time scales, from the very fast
nanosecond scales exploited by ﬁrst-level caches, down to
micro- and millisecond scales which are visible on the in-
terconnection network of a shared-memory (on-chip or multi-
chip) multiprocessor. This behavior can be modeled as trafﬁc
bursts: these are periods of high-intensity communication
between speciﬁc processor pairs. These bursts were observed
to be active for up to several milliseconds, on a background
of more uniform trafﬁc with a much lower intensity.
From this observation came the idea to use slowly reconﬁg-
urable but high (data-) speed optical components to establish
‘extra links,’ providing direct connections between pairs of
processor cores that are involved in a communication burst.
Other communication, which is not part of a burst – or a lower-
intensity burst when the hardware would support less extra
links than there are bursts at a given time – will be routed
through a standard packet switched (optical or electrical)
network (the ‘base network,’ see Figure 2). The positions of
the extra links are re-evaluated over time as old bursts stop
and new ones appear.
We have evaluated this concept in the context of shared-
memory servers and supercomputers, and proposed an imple-
mentation using low-cost optical components in [12]. Since
then, multicore technology has enabled the integration of a
complete shared-memory multiprocessor on a single chip. At
the same time, on-chip reconﬁgurable optical interconnects
became a reality, using the integration possibilities allowed
by the emerging ﬁeld of silicon photonics [16].
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B. Proposed reconﬁgurable network architecture
Our network architecture, originally proposed in [12], starts
from a base network with ﬁxed topology. In addition, we
provide a second network that can realize a limited number of
connections between arbitrary node pairs – the extra links or
elinks. A schematic overview is given in Figure 2.
The elinks are placed such that most of the trafﬁc has a
short path (a low number of intermediate nodes) between
source and destination. This way a large percentage of packets
has a correspondingly low (uncongested) latency. In addition,
congestion is lowered because heavy trafﬁc is no longer
spread out over a large number of intermediate links. For
the allocation of the elinks, a heuristic is used that tries to
minimize the aggregate hop distance traveled multiplied by
the size of each packet sent over the network, under a set of
implementation-speciﬁc conditions: these can be the maximum
number of elinks n, the number of elinks that can terminate
at one node (the fanout, f ), etc. After each interval of length
Δt (the reconﬁguration interval), a new optimum topology
is computed using the trafﬁc pattern measured in a previous
interval.
This process requires some of the collected results to be
exchanged over the network and includes the optimization
algorithm itself. It therefore cannot be assumed negligible.
The time this exchange and calculation takes will be denoted
by the the selection time (tSe). The actual switching of
optical reconﬁgurable components will then take place during
a certain switching time (tSw), after which the new set of
elinks will be operational. Trafﬁc cannot be ﬂowing through
the elinks while they are being reconﬁgured. Therefore, the
reconﬁguration process starts by draining all elinks before
switching any of the microrings. This takes at most 20 ns
(the time to send our largest packet, which is 80 bytes, over
a 40 Gbps link). During the whole reconﬁguration phase,
network packets can still use the base network, this makes our
technique much less costly than some other, more intrusive
reconﬁguration schemes, where all network trafﬁc needs to
be stopped, and drained from the complete network, during
reconﬁguration.
The reconﬁguration interval Δt must be chosen as short as
possible to be able to follow the dynamics of the evolving
trafﬁc and get a close-to-optimal topology. On the other hand,
it must be signiﬁcantly larger than the switching time of the
chosen implementation technology to amortize the fraction of
time that the elinks are off-line.
Gathering trafﬁc information for each of the nodes to
compute the optimal network conﬁguration is straightforward
if each node can count the number of bytes sent to each
destination. Collecting this data at a centralized arbiter over
our high-performance interconnect only takes one network
round-trip time. Finally, computation needs to be done on
this data at the centralized unit. This computation is largely
based on heuristics and pre-computed tables, and can therefore
quickly determine a near-optimal elink conﬁguration and its
corresponding routing tables. We assume that this selection
algorithm can be executed on one of the system’s UltraSPARC
processors, and even for a 64-node network we expect this to
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Fig. 3. Sequence of events in the on-chip reconﬁgurable network. During
every reconﬁguration interval of 1 μs, a trafﬁc pattern is measured. In the
next interval, the optimal network conﬁguration is computed for this trafﬁc
pattern. One interval later, this conﬁguration is enabled. The reconﬁguration
itself takes place at the start of each conﬁgure box, but the switching time is
very short in this architecture and is therefore not shown here.
take only a few microseconds. Of course, this will only hold
for slowly-reconﬁguring networks, where the reconﬁguration
interval is long enough to amortize this delay.
If we want to reduce the reconﬁguration interval even
further, we will have to move to a decentralized scheme, where
trafﬁc information is spread locally to neighboring nodes only,
and the selection mechanism is done at each processor with
just local information.
C. Mapping the reconﬁgurable architecture onto the photonic
network
Applying this architecture to the speciﬁcs of a NoC, we can
consider the network presented in [13] as equivalent to such a
reconﬁgurable network, where the number of elinks n equals
the number of processing nodes p, and with a maximum fan-
out per node of one (n = p, f = 1). This way, each extra link
would be considered as a dedicated circuit of the non-blocking
mesh, and therefore, our existing simulation modules could
be reused for a performance evaluation. The reconﬁguration
interval, Δt, was ﬁxed in this case to 1 μs.
With optical components that can switch in the 30 ps range,
the switching time (tSw) will only take a negligible fraction
of the reconﬁguration interval Δt. However the selection time
(tSe) will remain signiﬁcant as it requires exchange of data
over the network.
We therefore propose a scheduling where we allow the se-
lection to take up to a full reconﬁguration interval. This pushes
the actual reconﬁguration into the next interval. The three
activities (shown in Figure 3) of collecting trafﬁc information
(measure), making a new elink selection (select), and adjusting
the network with this selection (conﬁgure) are performed in
pipelined fashion, where each activity uses the results (trafﬁc
pattern or elink selection) from one interval ago.
IV. METHODOLOGY
A. Simulation platform
We have based our simulation platform on the commer-
cially available Simics simulator [17]. It was conﬁgured to
simulate a chip multiprocessor with 16 or 64 UltraSPARC III
processor cores clocked at 2.5 GHz and running the Solaris
10 operating system. Each core was considered to be one
network node. For a second experiment, we used the multicore
UltraSPARC T1/T2 processor, which runs multiple (four in our
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case) threads per core. This way, the trafﬁc of 64 threads was
concentrated on a 16-node network, stressing the interconnec-
tion network with aggregated trafﬁc. Stall times for caches
and main memory are set to realistic values (2 cycles access
time for L1 caches, 19 cycles for L2 and 100 cycles for main
memory). Cache coherence is maintained by a directory-based
coherence controller at each node, which uses a full bit vector
directory and an MSI-protocol. Since all writes to a speciﬁc
cache line serialize at its home node directory, this guarantees
(at least release) consistency. By making a few small changes
to the standard coherence protocol we could tolerate out-of-
order delivery by the reconﬁgurable network, obviating the
need for reorder buffers. The interconnection network models
a packet-switched 4×4 or 8×8 torus network with contention
and cut-through routing. The time required for a packet to
traverse a router is 3 cycles. Both the directory controller and
the interconnection network are custom extensions to Simics.
The network links in the base network have a speed of
10 Gbps. To model the elinks, a number of extra point-to-
point links can be added to the torus topology at any point in
the simulation. The speed of the optical elinks were assumed
to be eight times faster (40 Gbps). Both coherence trafﬁc (read
requests, invalidation messages etc.) and data are sent over the
base network. The resulting remote memory access times are
around 100 ns, depending on network size and congestion.
To avoid deadlocks, dimension order routing is used on
the base network. Each packet can go through one elink
on its path, after that it switches to another virtual channel
(VC)2 to avoid deadlocks of packets across elinks. For routing
packets through the elinks we use a static routing table: when
reconﬁguring the network, the routing table in each node is
updated such that for each destination it tells the node to route
packets either through an elink starting at that node, to the start
of an elink on another node, or straight to its destination, the
latter two using normal dimension order routing.
The network trafﬁc is the result of both coherence misses
and cold/capacity/conﬂict misses. To make sure that private
data transfer does not become excessive, a ﬁrst-touch memory
allocation was used that places data pages of 8 KB on the
node of the processor core that ﬁrst references them. Also
each thread is pinned down to one processor (using the Solaris
processor_bind() system call), so the thread stays on the
same network node as its private data for the duration of the
program.
The SPLASH-2 benchmark suite [18] was chosen as the
workload. It consists of a number of scientiﬁc and technical al-
gorithms using a multi-threaded, shared-memory programming
model (barnes, cholesky, fft, radix, ocean.cont,
water.sp). Because the default benchmark sizes are too
big to simulate their execution in a reasonable time, smaller
problem sizes were used. Since this affects the working set,
and thus the cache hit rate, the level 2 cache was resized from
an actual 8 MiB on a real UltraSPARC III to 512 KiB. Also
the associativity was increased to 4-way (compared to 2-way
for the US-III) after we experienced excessive conﬂict misses
2Actually another set of VCs is used since we already employ separate
request and reply VCs to avoid fetch deadlocks at the protocol level.
in Solaris’ internal structures with the 2-way caches. Overall,
this resulted in realistic 93–97% hit rates for the L2 caches.
50–60% of L2 misses were cataloged as coherence misses
(resulting in communication between different processors), the
remaining 40–50% were cold/conﬂict/capacity misses.
Since the detailed simulation of a single SPLASH-2 bench-
mark program takes a signiﬁcant amount of computation
time, especially for the larger networks, we used synthetic
trafﬁc traces instead. For each of the benchmark applications
and network sizes an individual trace is constructed using
the methodology introduced in [19]. This way, we could
quickly yet accurately simulate the performance and power
consumption of our network under realistic trafﬁc conditions.
B. Extra link selection
For every reconﬁguration interval, a decision has to be made
on which elinks to activate, within the constraints imposed by
the architecture, and based on the expected trafﬁc during that
interval. In our current implementation, the trafﬁc is expected
to be equal to the trafﬁc that was measured two intervals ago
– this avoids the need for a complicated and time-consuming
prediction algorithm. As explained in Section III-B, we want
to minimize the number of hops on the (electronic) base
network for most of the trafﬁc. We do this by minimizing a
cost function that expresses the total number of network hops
traversed by all bytes being transferred. This cost function can
be written as:
C =
∑
i,j
d(i, j) · T (i, j) (1)
with d(i, j) the distance between nodes i and j, which is a
function of the elinks that are selected to be active, and T (i, j)
the number of bytes sent from node i to node j in the time
interval of interest.
Since the time available to perform this optimization is
equal to the reconﬁguration time (1 μs here), we use a greedy
heuristic that can quickly ﬁnd a set of active elinks that
satisﬁes the constraints imposed by the architecture, and has
an associated cost close to the global optimum. More details
on this algorithm can be found in [20].
C. Power measurements
To measure the power consumption of our optical circuit-
switched routing, we will need to know the state of each
switch in the mesh – this means which microrings are powered
on for each reconﬁguration interval. We can know this by
looking at the routing table of each router (see [14], Table 1b)
and assigning a power number for each active ring. In [14],
the power consumed per ring in the ON state is assumed
to be 6.5 mW, in the OFF state the required power is
considered negligible. This is for rings that switch in only
30 ps, though. Using a reconﬁguration interval of 1 μs, our
architecture doesn’t need such an exorbitantly fast (and power
hungry) device. Instead, it can tolerate several nanoseconds of
switching time, and we will assume that such a device can be
powered with just 0.4 mW.
In [14], nine possible states of the router are considered,
determined by all possible simultaneous connections between
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Technology Node 32 nm
Core Dimension 1.67×1.67 mm2
Electrical Link Power 0.34 pJ/bit/mm
Static Electrical Link Power @ 10 Gbps 500 μW
Static Electrical Link Power @ 40 Gbps 2 mW
Optical Link Power 0.5 pJ/bit
Static Optical Link Power 500 μW
Microring ON Power 400 μW
Microring OFF Power 0 μW
Buffering Energy 0.12 pJ/bit
Crossbar Transfer Energy 0.36 pJ/bit
Static Routing Energy 0.35 pJ/bit
TABLE I
POWER CONSUMPTION FIGURES.
its in- and outputs. Each of these states has a speciﬁc number
of microrings powered on. However, when a router is only
used by a single traversing elink, fewer active microrings are
required. If we do not consider the nine predeﬁned states, but
only account for the minimal number of rings needed for es-
tablishing the optical elink path, we can obtain a signiﬁcantly
lower power consumption.
Therefore, one could think of a more power-efﬁcient scheme
that only powers the rings needed on each reconﬁguration
interval, instead of putting the switch in a state where several
rings will be powered whether they are used or not. Of
course, the electronic control of such a switch would be
more complicated, this is why the nine predeﬁned states are
proposed in [14], even if this is not the most power-efﬁcient
scheme. But where the localized control, and the aim for
independence between the different circuits considered in [14]
validates such an approach, our architecture on the other hand
performs a global and simultaneous assignment of all elinks
and microrings and should therefore be able to operate in the
optimized case.
For the parameters to estimate the power consumption of
links and the routing of the packets, we have used the same
values as cited in [7] and shown in Table I. One notable
difference is that we include an extra static power of 500 μW
for each optical link, as it is likely that the analog optical
transceiver circuits will consume power even while the links
are not sending data. As for the dynamic power dissipated by
the E/O and O/E conversion, a reasonable estimate for a mod-
ulator and its corresponding detector at 10 Gbps is 2 pJ/bit.
Future predictions push this value down to 0.2 pJ/bit [21].
V. SIMULATION RESULTS
A direct comparison with our reference architecture of [14]
is difﬁcult, since in the original case only large DMA transfers
(of which there can be very few in realistic CMP systems)
would use the optical network, while most of the trafﬁc – both
by aggregate size and by latency sensitivity – necessarily sticks
to the electrical ‘control’ network. Yet, just comparing the
performance of our solution with a base-network only is not
very insightful either. Therefore, we will make a performance
and power comparison of our proposed architecture with an
all-electrical, and also with an all-optical solution, which are
both implemented as a non-reconﬁgurable 2-D torus topology.
Fig. 4. Average remote memory access latency.
Fig. 5. Average number of hops per byte sent.
A. Network performance
In this section we ﬁrst aim to obtain the performance im-
provement by introducing reconﬁguration in the system, versus
a standard topology. For this, we compare four approaches:
using either the reconﬁgurable architecture introduced above,
or a 2-D torus-only network with link speeds of 10 Gbps (‘Low
speed electrical NoC’) or 40 Gbps (‘high speed’) electrical
or optical NoC, without reconﬁguration capabilities. In the
case of an all-optical network, every node needs an optical
transceiver in all four directions. Also, a conversion from the
optical to the electrical domain is needed at each hop, since the
routing is still performed electronically. On this other hand,
in the case of the reconﬁgure network we require only one
transceiver per node, which is an advantage in cost and power
consumption. Moreover, the data can now travel over much
longer distances until O/E and E/O conversions are needed,
which again reduces power and latency.
In Figure 4, average remote memory access latencies are
presented for all network conﬁgurations. We can observe that
the reconﬁgurable approach performs signiﬁcantly better than
the low-speed non-reconﬁgurable network, but still far from a
high-speed electrical/optical implementation due to the huge
amount of bandwidth available in this case. This already gives
the hint that bandwidth will be the key factor here.
B. Power consumption
Now we will evaluate the power used by powering the
microring resonators when establishing the elinks on the
reconﬁgurable layer.
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Fig. 6. Total power consumption per interval under different network architectures.
In Figure 5 we show the average number of hops per byte
sent, which will help us compute the consumed power in
transmission by assigning power ﬁgures to each network case
as described before in Section IV-C. Comparing with the non-
reconﬁgurable topology, in which the network consists of just
a 2-D torus, there is a clear reduction of the hop distance by
21.5% to 34.7% as we move to larger sized networks.
If we consider then a network of p = 16 processing nodes,
for the case of switches on nine predetermined states, the
mean power consumed by the active microring resonators
per reconﬁguration interval is 45.2 mW (counting all active
microring resonators in all switches), when powering only the
minimal number of rings in each switch only 29.5 mW is
required, this is a reduction by 65%.
With a network of p = 64 processing nodes, in the case of
considering ﬁnite-state switches, the mean power consumed by
the active microring resonators in the switches, per interval,
is 720 mW. For the minimal case, this value is decreased to
425 mW, a reduction by 60%.
There is only a small variability between the different
applications measured because, at any time, there is exactly
the same number of elinks present. The only thing that can
differ is that, sometimes, slightly longer routes are created,
but since the elink selection always tries to maximize data ×
hop-distance, the average hop distance will also be not that
different. Note that the number of active microrings depends
on the shape of the trafﬁc pattern (the source-destination pair
distribution) – albeit not by a great amount – but that it does
not depend on the trafﬁc magnitude. The power computed
above for the 16-node case is therefor valid both for the simple
16-processor case as for the multithreaded situation.
Finally, in Figure 6 we present a summary of the power
consumption for all network architectures considered, accord-
ing to the measurements explained in Section IV-C. As can be
seen, the reconﬁgurable network consumes more than a slow
10 Gbps non-reconﬁgurable electrical network, but much less
than its electrical or optical counterparts at 40 Gbps. Again,
as we increase the size of the network, differences become
more evident. Trafﬁc aggregation on the UltraSPARC T2 case
makes reconﬁguration become more proﬁtable, as trafﬁc on
the base network increases signiﬁcantly and both electrical
and optical high-speed networks experience higher activity.
The limiting factor on the reconﬁgurable network will be the
power consumed by the active microrings while scaling up.
16 nodes 64 nodes
Total number of switches in the network 64 1024
Number of switches used per elink 3.28 15.3
Total number of switches used 37.5 692
Switches re-used by multiple elinks 13 251
Average number of active microrings 74 1073
TABLE II
AVERAGE SWITCH USAGE PER RECONFIGURATION INTERVAL.
C. Network usage
A key factor in understanding the power consumption is the
usage of the switches and links in the network. For a normal
r× pr torus topology, the diameter (maximum number of hops
between any node pair) is [22]:
D =
⌊r
2
⌋
+
⌊ p
2r
⌋
(2)
where p is the number of processors and r is the size of
the torus. In regular tori this makes D = 4 hops for p = 16,
and D = 8 for p = 64. The average hop distance is 2.13 for
p = 16, and 4.06 for p = 64.
In our simulations, we use a folded torus topology as shown
in Figure 1. The complete topology contains p
2
4 switches (4×4
routers) and p gateway switches. We found that the mean
number of (non-gateway) switches used per elink during each
reconﬁguration interval is 3.28 for the p = 16 case. This
results in a total of 37.5 active routers (out of the 64 available
ones), of which 13 routers are traversed by more than one
elink. Inside all routers, on average 73.7 microrings are in
the active state. These numbers, and those for the 64-node
network, can be found in Table II.
The folded torus topology used in our study has twice the
wire demand and bisection bandwidth of a mesh network,
trading a longer average ﬂit transmission distance for fewer
routing hops. While wider ﬂits and a folded topology can
increase link bandwidth utilization efﬁciency, this remains still
low in our simulations, as shown in Table III.
Pande et al. [23] investigated various metrics of a folded
torus NoC, including energy dissipation, for different trafﬁc
loads. The comparative analysis was done with respect to av-
erage dynamic energy dissipated per full packet transfer from
source to destination node. It was found that energy dissipation
increases linearly with the number of VCs used. Furthermore,
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16 nodes 64 nodes
Reconﬁgurable 27.1% 37.7%
All-electrical 23.4% 40.4%
All-optical 6.8% 30.5%
TABLE III
NETWORK LINK ACTIVITY RATIOS.
a small number of VCs will keep energy dissipation low with-
out giving up throughput. Energy dissipation reaches an upper
limit when throughput is maximized, meaning that energy
dissipation does not increase beyond the link saturation point.
In general, architectures with more elaborate topologies, and
therefore higher degrees of connectivity, have a higher energy
dissipation on average, at this saturation point, than do others.
If, as it is always the case in CMP NoC, power dissipation
is critical, a simpler mesh topology may be preferable to a
folded torus, as detailed in [1].
VI. CONCLUSIONS
We introduced a reconﬁgurable optical interconnect for a
NoC multicore system that makes use of ultra-low power pho-
tonic switches to route messages over a reconﬁgurable optical
layer, while keeping an underlaying electronic base network.
Since we allow for slow reconﬁguration, or adaptation of
the optical layer to the current trafﬁc pattern, our approach
can make much better use of the optical layer – which
otherwise would only be beneﬁcial for very long packets, or
for circuits that were explicitly set up by the programmer. Both
these conditions are however not compatible with realistic
chip multiprocessor architectures. By using our approach,
however, the full beneﬁts of optical switching can be combined
with realistic CMP conditions, paving the way for photonic
interconnects to satisfy the future bandwidth needs of large
multicore designs.
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